• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A method is described for reading and writing a ferroelectric memory. In ferroelectric memories, changes in a hysteresis curve on account of aging of the ferroelectric material are reduced or prevented by virtue of the fact that during reading and writing a complementary state is also written in and a capacitor voltage is reduced to 0 V before a memory cell is deactivated.
    公开号:US20010005326A1
    申请号:US09/740,637
    申请日:2000-12-18
    公开日:2001-06-28
    发明作者:Georg Braun
    申请人:Infineon Technologies AG；
    IPC主号:G11C11-22
    专利说明:
    [0001] This is a continuation of copending International Application PCT/DE99/01689, filed Jun. 9, 1999, which designated the United States. [0001] BACKGROUND OF THE INVENTION
    [0002] Field of the Invention: [0002]
    [0003] The invention relates to a writing and reading method for a non-volatile memory having a ferroelectric capacitor. The material between the capacitor plates has a hysteresis behavior and the non-volatile memory behavior is based on remanent states that are maintained even without externally applied voltage. In order to read out the stored states, a voltage is applied externally to the capacitor and a sense amplifier evaluates the shifted quantity of charge which is dependent on the originally stored state, destructive reading taking place which makes it necessary to write the information back. Ferroelectric materials used typically include PZT (lead zirconium titanate), PLZT (lanthanum-doped PZT), SBT (strontium bismuth tantalate) or SBTN (niobium-doped SBT). Such materials exhibit changes in the hysteresis curve caused by aging. Measurements on such ferroelectric thin films have shown that the hysteresis curve, that is to say the relationship between polarization and an applied voltage, shifts when a stored state is maintained over a relatively long time. The latter effect is referred to as an “imprint”, a static imprint and a dynamic imprint being possible. [0003]
    [0004] In a static imprint, the voltage is not changed at all or is changed only over a relatively long period of time, and, in a dynamic imprint, a transition takes place from a remanence state to saturation and then back to the same remanence state, this typically occurring when the same information item is repeatedly read and written back. In order to achieve reliable detection of the memory states, that is to say a sufficient charge difference during reading, it is possible to enlarge the cell capacitor, but this leads to the chip area being enlarged in a disadvantageous manner. [0004]
    [0005] Published, European Patent Application EP 0 767 464, U.S. Pat. No. 5,262,982 and IEEE Proceedings/VLSI and Computer Peripherals/VLSI and Microelectronics, Application in Intelligent Peripherals and Their Interconnection Networks, May 8-12, 1989, pages 1 to 20 to 1 to 23, disclose ferroelectric memories and an associated reading method in which a reduction of the service life on account of the aging properties of the ferroelectric material is avoided as far as possible, for example by avoiding polarization reversal. What is involved in this case is aging caused by frequent changing of the memory state; in the case of the imprint effect, by contrast, to an extent aging occurs because the changing is too infrequent. [0005] SUMMARY OF THE INVENTION
    [0006] It is accordingly an object of the invention to provide a method for writing and reading a ferroelectric memory that overcomes the above-mentioned disadvantages of the prior art methods, in which reliable reading of stored information is made possible over a relatively long period of time despite the aging properties of the ferroelectric material (imprint) and without requiring additional area for forming the memory. [0006]
    [0007] With the foregoing and other objects in view there is provided, in accordance with the invention, a writing method which includes the steps of writing in of an information item which is complementary to an actual information item in a ferroelectric memory; and writing in the actual information item in the ferroelectric memory. [0007]
    [0008] The invention relates to preventing or at least reducing a dynamic imprint by virtue of the fact that all states of the hysteresis curve are always run through a writing or reading cycle. [0008]
    [0009] In accordance with an added feature of the invention, there is the step of writing in with a write voltage equal to zero in the ferroelectric memory subsequently to the writing in of the actual information. [0009]
    [0010] With the foregoing and other objects in view there is further provided, in accordance with the invention, a method for reading a ferroelectric memory. The method includes performing a first reading process that proceeds from a positive/negative polarity. In which a read voltage is applied such that the read voltage initially becomes positive/negative, then negative/positive and once again positive/negative before it finally assumes a value of zero again at an end of a reading operation. A second reading process is performed which proceeds from a negative/positive polarity, given that the read voltage is equal to zero, the read voltage is applied such that the read voltage is initially positive/negative and then negative/positive before it finally assumes the value of zero again at the end of the reading operation. [0010]
    [0011] In accordance with a concomitant feature of the invention, the first reading process and second reading process last an equivalent length of time because the read voltage is negative/positive for a longer period in the second reading process than in the first reading process. [0011]
    [0012] Other features which are considered as characteristic for the invention are set forth in the appended claims. Although the invention is illustrated and described herein as embodied in a method for writing and reading a ferroelectric memory, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims. [0012]
    [0013] The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings. [0013] BRIEF DESCRIPTION OF THE DRAWINGS
    [0014] FIG. 1 is a hysteresis diagram and its changes due to an imprint; [0014]
    [0015] FIGS. [0015] 2A-2C are graphs for elucidating a writing method according to the invention; and
    [0016] FIGS. [0016] 3A-3D are graphs for elucidating a reading/writing method according to the invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0017] In all the figures of the drawing, sub-features and integral parts that correspond to one another bear the same reference symbol in each case. Referring now to the figures of the drawing in detail and first, particularly, to FIG. 1 thereof, there is shown a hysteresis curve for a ferroelectric dielectric of a memory cell capacitor. A polarization P is plotted against an externally applied voltage U[0017] F. A positive remanence value at the voltage UF=0 is designated by A and a negative remanence value at the voltage UF=0 is designated by D. A positive saturation value is designated by B and a negative saturation value is designated by C. A non-switching transition NS takes place for example between the points A and B and a switching transition S takes place for example between the points D and B. A smaller quantity of charge is shifted in the case of the non-switching transition NS than in the case of the switching transition S. Furthermore, FIG. 1 reveals that the hysteresis curve is shifted in the direction of negative voltage values if predominantly positive polarization values occur, and that the hysteresis curve is shifted in the direction of positive voltage values if predominantly negative polarization values occur. Therefore, with increasing aging of the memory module, the signal assessed by the sense amplifier decreases or that, in the extreme case, it even happens that the signal read out is assessed incorrectly. A further problem is posed by the shift in the coercive voltages, that is to say that voltages at which the hysteresis has the polarity 0, the shift being connected with the imprint. In order to be able to drive the ferroelectric material to saturation to a sufficient extent, the applied voltage must exceed the coercive voltage by a specific factor, e.g. by a factor of 2. If the magnitude of a coercive voltage is greatly increased by an imprint, then an occurrence that may perfectly well be manifested in low-voltage applications is that the voltage UF applied to the ferroelectric capacitor no longer suffices to drive the material to saturation. Therefore, a specific remanent state A or D can no longer be written reliably to the storage capacitor, which can likewise lead to incorrect assessment during the reading of the capacitor.
    [0018] FIG. 2A shows the temporal profile of the voltage U[0018] F during the writing in, according to the invention, of the state A proceeding from an arbitrary state X. In this case, in accordance with the designations of FIG. 1, the states C, D, B and finally A are assumed in order proceeding from the state X. FIG. 2B correspondingly shows the temporal profile of the voltage UF for writing in the state D, the states B, A, C and D being assumed in order proceeding from the arbitrary state X. In accordance with the diagram of FIG. 1, the voltage in UF is negative in the state C and positive in the state B.
    [0019] In FIG. 2C, the writing method is divided into three sections I-III independently of the state to be written in. A complementary information item is written in in step I for the purpose of eliminating the material aging with regard to imprint. The actual information item is written in in the second step, and a return to the voltage U[0019] F=0 takes place in step III in order to achieve the remanent states A and D and in order to avoid a static imprint.
    [0020] FIG. 3A illustrates the profile of U[0020] F for reading and writing back the state A. In order to read the state of the material, it is first brought to positive saturation, that is to say to the state B, where the charge that has flowed is assessed by a sense amplifier, the latter identifying the state A as the stored state on account of the smaller charge flowing in the non-switching transition NS than in the switching transition S. In order to eliminate the imprint, the state C is then assumed by a negative voltage UF. In order then to write the starting state A back again, the state B is then assumed with a positive voltage UF, this state ending in the state A after UF has decreased to 0 V.
    [0021] FIG. 3B illustrates the temporal profile of the voltage U[0021] F for reading and writing back the state D. In order to read the state of the material in the cell capacitor, it is first brought to positive saturation, that is to say to the state B, the positive saturation simultaneously eliminating the imprint in the material since the positive saturation is complementary to the previously stored negative remanence, that is to say the state D. In the state B, the charge that has flowed is assessed, the state D being identified as the stored state on account of the larger quantity of charge in the switching transition S than in the non-switching transition NS. In order to write the destroyed information, that is to say the state D, back again, the state C is assumed by a negative value of UF, which state ends in the state D after UF has decreased to 0 V.
    [0022] In order, in an advantageous manner, to be able to configure the reading operation identically for both starting states A and D, it is the case that, as shown in FIG. 3C, the writing back of the information by way of the negative saturation, that is to say the state C, is prolonged by a cycle period and the entire reading operation can be regarded, for both starting states A and D, as shown in FIG. 3D, into four successive sections I . . . IV which last the same length of time. [0022]
    [0023] What takes place in step I is a read-out and assessment of the information in the state B. the imprint simultaneously being eliminated if the starting state was D. In step II the imprint is eliminated for the case where the starting stage was A or the information is written back if the starting state was B. In step III, the information is written back for both starting states, that is to say for the state A or D. Finally, in step IV, the voltage across the ferroelectric capacitor is reduced to U[0023] F=0 V for the purpose of avoiding a static imprint.
    [0024] The method according to the invention can be carried out not only with the positive saturation state B but also with the negative saturation state C, the voltage profiles for writing and reading merely having a different sign. [0024]
    [0025] Ideally, the magnitude of the voltage U[0025] F is identical in the state B and in the state C and leads to the largest reduction or to prevention of the dynamic imprint.
    权利要求:
    Claims (4)
    [1" id="US-20010005326-A1-CLM-00001] 1. A writing method, which comprises the steps of:
    writing in of an information item which is complementary to an actual information item in a ferroelectric memory; and
    writing in the actual information item in the ferroelectric memory.
    [2" id="US-20010005326-A1-CLM-00002] 2. The writing method according to
    claim 1 , which comprises writing in with a write voltage equal to zero in the ferroelectric memory subsequently to the writing in of the actual information.
    [3" id="US-20010005326-A1-CLM-00003] 3. A method for reading a ferroelectric memory, which comprises the steps of:
    performing a first reading process which proceeds from a positive/negative polarity, in which a read voltage is applied such that the read voltage initially becomes positive/negative, then negative/positive and once again positive/negative before it finally assumes a value of zero again at an end of a reading operation; and
    performing a second reading process which proceeds from a negative/positive polarity, given that the read voltage is equal to zero, the read voltage is applied such that the read voltage is initially positive/negative and then negative/positive before it finally assumes the value of zero again at the end of the reading operation.
    [4" id="US-20010005326-A1-CLM-00004] 4. The reading method according to
    claim 3 , wherein the first reading process and second reading process last an equivalent length of time because the read voltage is negative/positive for a longer period in the second reading process than in the first reading process.
    类似技术:
    公开号 | 公开日 | 专利标题
    US7064972B2|2006-06-20|Ferroelectric memory device and read control method thereof
    US6363002B1|2002-03-26|Ferroelectric memory with bipolar drive pulses
    US6967891B2|2005-11-22|Information processing apparatus and semiconductor memory
    US6924999B2|2005-08-02|Ferroelectric memory
    EP0737982B1|2001-05-16|Ferroelectric memory sensing scheme
    US5745403A|1998-04-28|System and method for mitigating imprint effect in ferroelectric random access memories utilizing a complementary data path
    KR0182813B1|1999-04-15|Ferroelectric memory cell and reading/writing method thereof
    EP1089341A2|2001-04-04|Non-volatile memory
    US6385078B2|2002-05-07|Ferroelectric random access memory | device and method for controlling read/write operations thereof
    US5912846A|1999-06-15|Serial ferroelectric random access memory architecture to equalize column accesses and improve data retention reliability by mitigating imprint effects
    US20020041512A1|2002-04-11|Semiconductor memory and method for driving the same
    US6246602B1|2001-06-12|Ferroelectric storage device
    US20020031004A1|2002-03-14|Ferroelectric storage device and test method thereof
    EP1464057A1|2004-10-06|System and method for inhibiting imprinting of capacitor structures of a memory
    US6327173B2|2001-12-04|Method for writing and reading a ferroelectric memory
    US20070053220A1|2007-03-08|Ferroelectric memory device
    US7009864B2|2006-03-07|Zero cancellation scheme to reduce plateline voltage in ferroelectric memory
    US6741489B2|2004-05-25|Data holding device and electronic circuit having data holding device
    EP1547093A2|2005-06-29|Sensing test circuit
    US6442065B1|2002-08-27|Method for operating a memory cell configuration having dynamic gain memory cells
    US6459608B2|2002-10-01|Ferroelectric memory and method of reading out data therefrom
    US6574134B1|2003-06-03|Non-volatile ferroelectric capacitor memory circuit having nondestructive read capability
    US7023720B2|2006-04-04|Ferroelectric memory device
    JP3101296B2|2000-10-23|Semiconductor storage device
    US20030058702A1|2003-03-27|Method of reading and restoring data stored in a ferroelectric memory cell
    同族专利:
    公开号 | 公开日
    US6327173B2|2001-12-04|
    EP1088309A1|2001-04-04|
    DE59902768D1|2002-10-24|
    WO1999066509A1|1999-12-23|
    EP1088309B1|2002-09-18|
    JP2002518783A|2002-06-25|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20040032759A1|2002-08-14|2004-02-19|Intel Corporation|Memory device, circuits and methods for operating a memory device|US5262982A|1991-07-18|1993-11-16|National Semiconductor Corporation|Nondestructive reading of a ferroelectric capacitor|
    US5666305A|1993-03-29|1997-09-09|Olympus Optical Co., Ltd.|Method of driving ferroelectric gate transistor memory cell|
    JPH098247A|1995-06-15|1997-01-10|Hitachi Ltd|Semiconductor storage device|
    DE69630758T2|1995-09-08|2004-05-27|Fujitsu Ltd., Kawasaki|Ferroelectric memory and data reading method from this memory|
    KR0184507B1|1996-05-16|1999-04-15|김광호|Ferroelectric capacitor memory with circuit for compensating imprint|
    US6097624A|1997-09-17|2000-08-01|Samsung Electronics Co., Ltd.|Methods of operating ferroelectric memory devices having reconfigurable bit lines|
    US6118688A|1997-06-05|2000-09-12|Matsushita Electronics Corporation|Ferroelectric memory device and method for driving it|
    EP0928004A3|1997-12-31|1999-12-15|Texas Instruments Inc.|Ferroelectric memory|JP4524600B2|2004-10-05|2010-08-18|セイコーエプソン株式会社|Ferroelectric memory device|
    JP4375572B2|2006-10-02|2009-12-02|セイコーエプソン株式会社|Semiconductor memory device, data recording device, and method for controlling semiconductor memory device|
    法律状态:
    2001-08-24| AS| Assignment|Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:POCHMULLER, GEORG BRAUNPETER;REEL/FRAME:012117/0578 Effective date: 20010108 |
    2001-11-16| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-05-31| FPAY| Fee payment|Year of fee payment: 4 |
    2009-06-02| FPAY| Fee payment|Year of fee payment: 8 |
    2010-01-13| AS| Assignment|Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023773/0001 Effective date: 20060425 Owner name: QIMONDA AG,GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023773/0001 Effective date: 20060425 |
    2013-02-22| FPAY| Fee payment|Year of fee payment: 12 |
    2015-05-08| AS| Assignment|Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
    2015-08-07| AS| Assignment|Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036305/0890 Effective date: 20150708 |
    优先权:
    申请号 | 申请日 | 专利标题
    DE19826827||1998-06-16||
    DE19826827.0||1998-06-16||
    DE19826827||1998-06-16||
    PCT/DE1999/001689|WO1999066509A1|1998-06-16|1999-06-09|Writing and reading method for ferroelectric memory|
    [返回顶部]